# Complete VGA 1:2 or 2:1 Multiplexer 

## General Description

The MAX4885 integrates high-bandwidth analog switches and level-translating buffers to implement a complete 1:2 or 2:1 multiplexer for VGA signals. The device provides switching for RGB, display data channel (DDC), and horizontal and vertical synchronization (HSYNC, VSYNC) signals. A low-noise charge pump with internal capacitors provides a boosted gate-drive voltage to improve performance of the RGB switches.
In the 1:2 multiplexer mode, HSYNC/VSYNC inputs feature level-shifting buffers to support low-voltage CMOS or standard TTL-compatible graphics controllers. In the 2:1 multiplexer mode, the output buffers for the HSYNC/VSYNC inputs are disabled, allowing bidirectional signaling. In both modes, DDC signals are volt-age-clamped to an external voltage to provide level translation and protection. The MAX4885 features a $5 \mu \mathrm{~A}$ shutdown mode and is ESD protected to $\pm 8 \mathrm{kV}$ Human Body Model (HBM) on externally routed pins.
The MAX4885 is specified over the extended $\left(-40^{\circ} \mathrm{C}\right.$ to $+85^{\circ} \mathrm{C}$ ) temperature range, and is available in the 32pin, $5 \mathrm{~mm} \times 5 \mathrm{~mm}$ TQFN package.

Applications
Notebook Computers
Digital Projectors
Computer Monitors
Servers
KVM Switches
Pin Configuration


Features

- +5V Single-Supply Operation
- Programmable Voltage Clamp for Open-Drain DDC Signals
- Low $5 \Omega$ (typ) On-Resistance (R, G, B Signals)
- Low 13pF (typ) On-Capacitance (R, G, B Signals)
- Break-Before-Make Switching Protects Against Circuit Shorts
- $\pm 8 k V$ HBM ESD Protection on Externally Routed Pins
- Low $300 \mu \mathrm{~A}$ Supply Current (Lower than $1 \mu \mathrm{~A}$ with Charge Pump Disabled)
- Space-Saving, Lead-Free, 32-Pin (5mm x 5mm) TQFN Package

Ordering Information

| PART | TEMP RANGE | PIN-PACKAGE | PKG <br> CODE |
| :---: | :---: | :---: | :---: |
| MAX4885ETJ+ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 32 TQFN-EP ${ }^{*}$ | T3255-4 |

*EP = Exposed pad.
+Denotes lead-free package.

Typical Operating Circuit


## Complete VGA 1:2 or 2:1 Multiplexer

## ABSOLUTE MAXIMUM RATINGS

(All voltages referenced to GND.)
$\mathrm{V}_{+}, \mathrm{V}_{\mathrm{CL}} . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .-0.3 V ~ t o ~+6 V ~$
$R_{-}, G_{-}, B_{-}, D D C A_{-}, D_{C B}, S E L, M$,
EN, $\overline{\text { QP }}$ (Note 1) ..........................................-0.3V to $\mathrm{V}++0.3 \mathrm{~V}$
$H_{-}, V_{-}$......................................................................-0.3V to +6 V
Continuous Current Through RGB Switches .................... $\pm 70 \mathrm{~mA}$
Continuous Current Through HV, DDC Switches............. $\pm 50 \mathrm{~mA}$
Peak Current Through RGB Switches
(pulsed at $1 \mathrm{~ms}, 10 \%$ duty cycle).
$\pm 140 \mathrm{~mA}$
Peak Current Through HV, DDC Switches (pulsed at 1ms,
$10 \%$ duty cycle). $\qquad$$\pm 100 \mathrm{~mA}$

Continuous Power Dissipation ( $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ )
32-Pin TQFN (derate $21.3 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ) ........ 1702 mW Operating Temperature Range ........................... $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ Storage Temperature Range .............................-65 ${ }^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ Junction Temperature ..................................................... $+150^{\circ} \mathrm{C}$ Lead Temperature (soldering, 10s) ................................. $+300^{\circ} \mathrm{C}$

Note 1: Signals exceeding V+ or GND are clamped by internal diodes. Limit forward-diode current to maximum current rating.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

$\left(\mathrm{V}+=+5.0 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{CL}}=+3.3 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}\right.$ to $\mathrm{T}_{\mathrm{MAX}}, \overline{\mathrm{QP}}=\mathrm{GND}$, unless otherwise noted. Typical values are at $\mathrm{V}+=+5.0 \mathrm{~V}$, $\mathrm{V}_{\mathrm{CL}}=+3.3 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage Range | V+ |  |  | 4.5 |  | 5.5 | V |
| Clamp Voltage Range | $V_{C L}$ |  |  | 2.7 |  | V+ | V |
| $V_{+}$Quiescent Supply Current | $I_{+}$ | $\mathrm{V}+=+5.5 \mathrm{~V}$ | $\overline{\mathrm{QP}}=\mathrm{GND}$ |  | 0.3 | 0.5 | mA |
|  |  |  | $\overline{\mathrm{QP}}=\mathrm{V}_{+}$ |  |  | 1 | $\mu \mathrm{A}$ |
| VCL Quiescent Supply Current | ICL | $\mathrm{V}_{\mathrm{CL}}=\mathrm{V}+=+5.5 \mathrm{~V}$ |  |  |  | 1 | $\mu \mathrm{A}$ |
| $V_{+}$Shutdown Current | I+SHDN | $\mathrm{V}+=+5.5 \mathrm{~V}$, all digital inputs to $\mathrm{V}+$ or GND |  |  |  | 5 | $\mu \mathrm{A}$ |
| VCL Shutdown Current | ICLSHDN | $V_{C L}=V+=+5.5 \mathrm{~V}$, all digital inputs to $\mathrm{V}+$ or GND |  |  |  | 1 | $\mu \mathrm{A}$ |

RGB ANALOG SWITCHES

| On-Resistance | Ron | $\begin{aligned} & \mathrm{OV}<\mathrm{V}_{\mathrm{IN}}<+2.5 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{N}}=-40 \mathrm{~mA} \end{aligned}$ | $\overline{\mathrm{QP}}=\mathrm{GND}$ | 5 | 7.5 | $\Omega$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\overline{\mathrm{QP}}=\mathrm{V}+$ | 6 | 10 |  |
| On-Resistance Matching | $\triangle \mathrm{RON}$ | $\mathrm{OV}<\mathrm{VIN}<+2.5 \mathrm{~V}, \mathrm{I} \mathrm{N}=-40 \mathrm{~mA}$ |  | 0.5 | 1.5 | $\Omega$ |
| On-Resistance Flatness | RFLAT(ON) | $0 \mathrm{~V}<\mathrm{VIN}<+2.5 \mathrm{~V}, \mathrm{I} \mathrm{IN}=-40 \mathrm{~mA}$ |  | 0.02 | 0.75 | $\Omega$ |
| Off-Leakage Current | IL(OFF) | $\mathrm{R}_{-}, \mathrm{G}_{-}, \mathrm{B}_{-}=0 \mathrm{~V}$ or $+5.5 \mathrm{~V}, \overline{\mathrm{EN}}=\mathrm{GND}$ |  | -1 | +1 | $\mu \mathrm{A}$ |
| On-Leakage Current | IL(ON) | $\mathrm{R}_{-}, \mathrm{G}_{-}, \mathrm{B}_{-}=0 \mathrm{~V}$ or $+5.5 \mathrm{~V}, \mathrm{EN}=\mathrm{V}+$ |  | -1 | +1 | $\mu \mathrm{A}$ |
| Charge Injection | Q | $\begin{aligned} & R_{-}, G_{-}, B_{-}=0 V \\ & C_{L}=1000 p F \end{aligned}$ | $\overline{\mathrm{QP}}=\mathrm{GND}$ | 10 |  | pC |
|  |  |  | $\overline{\mathrm{QP}}=\mathrm{V}_{+}$ | 8 |  |  |
| HV MULTIPLEXER |  |  |  |  |  |  |
| Input-Voltage Low | VILHV | M = GND |  |  | 0.8 | V |
| Input-Voltage High | VIHHV | $\mathrm{M}=\mathrm{GND}$ |  | 2.0 |  | V |
| High-Output Drive Current | IOHHV | VOUT $=\mathrm{V}_{+}-0.5 \mathrm{~V}, \mathrm{M}=\mathrm{GND}$ |  | -16 |  | mA |
| Low-Output Drive Current | loLhV | VOUT $=+0.5 \mathrm{~V}, \mathrm{M}=\mathrm{GND}$ |  |  | +16 | mA |
| On-Resistance | RONHV | $\mathrm{H}_{-}=\mathrm{V}_{-}=+2.5 \mathrm{~V}, \mathrm{I} \mathrm{N}=-40 \mathrm{~mA}, \mathrm{M}=\mathrm{V}+$ |  |  | 15 | $\Omega$ |
| Charge Injection | Q | $H_{-}, \mathrm{V}_{-}=0 \mathrm{~V}, \mathrm{M}=\mathrm{V}+, \mathrm{C}_{L}=1000 \mathrm{pF}$ |  | 21 |  | pC |

## Complete VGA 1:2 or 2:1 Multiplexer

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V}+=+5.0 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{CL}}=+3.3 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}\right.$ to $\mathrm{T}_{\mathrm{MAX}}, \overline{\mathrm{QP}}=\mathrm{GND}$, unless otherwise noted. Typical values are at $\mathrm{V}_{+}=+5.0 \mathrm{~V}$, $\mathrm{V}_{\mathrm{CL}}=+3.3 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DDC MULTIPLEXER |  |  |  |  |  |  |
| On-Resistance | RON(DDC) | $\mathrm{V}_{\mathrm{IN}}<+0.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{CL}}=+3.0 \mathrm{~V}, \mathrm{I} \mathrm{IN}=-20 \mathrm{~mA}$ |  |  | 20 | $\Omega$ |
| DDC Leakage | l (DDC) | $\mathrm{V}_{\text {CL }}-0.4 \mathrm{~V}$ < $\mathrm{V}_{\text {OUT }}<\mathrm{V}_{\text {CL }}, \mathrm{V}_{\text {IN }}=\mathrm{V}_{+}$ | -1 |  | +1 | $\mu \mathrm{A}$ |
| Charge Injection | Q | DDCA_, DDCB_ = OV, CL = 1000pF |  | 10 |  | pC |
| SWITCH LOGIC (SEL, M, $\overline{\text { EN, }}$, $\overline{\text { QP }}$ ) |  |  |  |  |  |  |
| Input-Low Voltage | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}+=+5.5 \mathrm{~V}$ |  |  | 0.8 | V |
| Input-High Voltage | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}+=+4.5 \mathrm{~V}$ | 2.0 |  |  | V |
| Input Leakage Current | ILEAK | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{+}$ | -1 |  | +1 | $\mu \mathrm{A}$ |
| ESD PROTECTION |  |  |  |  |  |  |
|  |  | Human Body Model, all pins |  | $\pm 2$ |  | kV |
| ESD Protection |  | Human Body Model, R_, G_, B_, H_, V_, DDCA_, DDCB_ |  | $\pm 8$ |  | kV |

## AC ELECTRICAL CHARACTERISTICS

$\left(\mathrm{V}+=+5.0 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{CL}}=+3.3 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}\right.$ to $\mathrm{T}_{\mathrm{MAX}}, \overline{\mathrm{QP}}=\mathrm{GND}$. Typical values are at $\mathrm{V}+=+5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CL}}=+3.3 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=$ $+25^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 2)


## Complete VGA 1:2 or 2:1 Multiplexer

## TIMING CHARACTERISTICS

$\left(\mathrm{V}+=+5.0 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{CL}}=+3.3 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}\right.$ to $\mathrm{T}_{\mathrm{MAX}}, \overline{\mathrm{QP}}=\mathrm{GND}$. Typical values are at $\mathrm{V}+=+5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CL}}=+3.3 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=$ $+25^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 2)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Charge-Pump Startup Time | tQPON |  |  |  | 150 |  | $\mu \mathrm{S}$ |
| RGB ANALOG SWITCHES |  |  |  |  |  |  |  |
| Turn-On Time | ton | $\mathrm{V}_{1 \mathrm{~N}}=+1.0 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega$, Figure 1 |  |  |  | 7 | $\mu \mathrm{s}$ |
| Turn-Off Time | toff | $\mathrm{V}_{\mathrm{IN}}=+1.0 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega$, Figure 1 |  |  | 0.1 |  | $\mu \mathrm{s}$ |
| Propagation Delay | tpD | $C_{L}=10 p F$, Figure 2, $\mathrm{R}_{\mathrm{L}}=\mathrm{R}_{S}=50 \Omega$ |  |  | 0.1 |  | ns |
| Output Skew Between Ports | tSKEW | $C_{L}=10 \mathrm{pF}$, Skew between any two ports: R, <br> G, B. Figure 2, $R S=R L=50 \Omega$ |  |  | 30 |  | ps |
| HV MULTIPLEXER |  |  |  |  |  |  |  |
| Turn-On Time | ton | $\mathrm{M}=0$, Figure 1 |  |  |  | 5 | $\mu \mathrm{s}$ |
| Turn-Off Time | toff | $\mathrm{M}=0$, Figure 1 |  |  | 0.1 |  | $\mu \mathrm{s}$ |
| Propagation Delay | tPD | $C \mathrm{~L}=10 \mathrm{pF}$ | $\mathrm{M}=\mathrm{GND}$ |  | 6 | 16 | ns |
|  |  |  | $\mathrm{M}=\mathrm{V}+$ |  | 0.1 |  |  |
| DDC MULTIPLEXER |  |  |  |  |  |  |  |
| Turn-On Time | ton | $\mathrm{V}_{\mathrm{IN}}=+1.0 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega$, Figure 1 |  |  |  | 5 | $\mu \mathrm{s}$ |
| Turn-Off Time | toff | $\mathrm{V}_{\mathrm{IN}}=+1.0 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega$, Figure 1 |  |  | 0.1 |  | $\mu \mathrm{s}$ |
| Propagation Delay | tPD | $C L=10 p F$, Figure 2 |  |  | 0.25 |  | ns |

Note 2: Timing parameters are guaranteed by design and correlation over the full operating temperature range.
$\mathrm{V}+=+5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CL}}=+3.3 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


## Complete VGA 1:2 or 2:1 Multiplexer

## Typical Operating Characteristics (continued)

$\left(\mathrm{V}+=+5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CL}}=+3.3 \mathrm{~V}\right.$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)

*DDACO AND DDCBO ARE INTERCHANGEABLE.


HV LEAKAGE CURRENT
vs TEMPERATURE


SUPPLY CURRENT
vs. TEMPERATURE


HV BUFFER OUTPUT VOLTAGE
LOW vs. TEMPERATURE


DDC LEAKAGE CURRENT vs. TEMPERATURE

ton vs. TEMPERATURE (RGB SWITCHES)


## Complete VGA 1:2 or 2:1 Multiplexer

Typical Operating Characteristics (continued)
$\left(\mathrm{V}+=+5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CL}}=+3.3 \mathrm{~V}\right.$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)





OFF-ISOLATION vs. FREQUENCY



CROSSTALK vs. FREQUENCY


## Complete VGA 1:2 or 2:1 Multiplexer

Timing Circuits/Timing Diagrams


Figure 1. Switching Time


Figure 2. Propagation Delay and Skew Waveforms


Figure 3. Charge Injection

## Complete VGA 1:2 or 2:1 Multiplexer



Figure 4. On-Loss, Off-Isolation, and Crosstalk

Pin Description

| PIN | NAME | FUNCTION |
| :---: | :---: | :---: |
| 1 | $\overline{\mathrm{QP}}$ | Charge-Pump Enable, Active Low. Drive $\overline{\mathrm{QP}}$ low for normal operation. Drive $\overline{\mathrm{QP}}$ high to disable the internal charge pump. |
| 2 | R0 | RGB Analog I/O |
| 3 | G0 | RGB Analog I/O |
| 4 | B0 | RGB Analog I/O |
| 5 | H0 | Horizontal Sync I/O |
| 6 | V0 | Vertical Sync I/O |
| 7 | DDCA0 | DDC I/O |
| 8 | DDCB0 | DDC I/O |
| 9 | $\overline{\mathrm{EN}}$ | Enable Input, Active Low. Drive $\overline{\mathrm{EN}}$ low for normal operation. Drive $\overline{\mathrm{EN}}$ high to disable the device. All I/Os are high-impedance and charge pump is off when the device is disabled. |
| 10 | $V_{C L}$ | DDC Clamp Voltage. Open-drain DDCA_ and DDCB_ outputs are clamped to one diode-drop below $\mathrm{V}_{\mathrm{CL}} .+2.7 \mathrm{~V}<\mathrm{V}_{\mathrm{CL}}<\mathrm{V}+$. Connect $\mathrm{V}_{\mathrm{CL}}$ to +3.3 V for voltage clamping, or connect to $\mathrm{V}+$ to disable clamping. Bypass $\mathrm{V}_{C L}$ to GND with a $0.1 \mu \mathrm{~F}$ or larger ceramic capacitor. |
| 11, 21, 30 | V+ | Supply Voltage. $\mathrm{V}+=+5.0 \mathrm{~V} \pm 10 \%$. Bypass each to GND with a $0.1 \mu \mathrm{~F}$ or larger ceramic capacitor. |
| 12, 20, 29 | GND | Ground |
| 13 | DDCA2 | DDC I/O |
| 14 | DDCB2 | DDC I/O |
| 15 | R2 | RGB Analog I/O |
| 16 | G2 | RGB Analog I/O |
| 17 | B2 | RGB Analog I/O |

## Complete VGA 1:2 or 2:1 Multiplexer

Pin Description (continued)

| PIN | NAME | FUNCTION |
| :---: | :---: | :--- |
| 18 | H2 | Horizontal Sync I/O |
| 19 | V2 | Vertical Sync I/O |
| 22 | V1 | Vertical Sync I/O |
| 23 | H1 | Horizontal Sync I/O |
| 24 | B1 | RGB Analog I/O |
| 25 | G1 | RGB Analog I/O |
| 26 | R1 | RGB Analog I/O |
| 27 | DDCB1 | DDC I/O |
| 28 | DDCA1 | DDC I/O |
| 31 | M | Mode Select. Drive M low for 1:2 multiplexer mode. Drive M high for 2:1 multiplexer mode. See Tables <br> 1,2, and 3. |
| 32 | SEL | Select. Logic input for switching RGB, HV, and DDC switches. See Tables 1, 2, and 3. |
| EP | EP | Exposed Pad. Connect exposed pad to ground. |

## Detailed Description

The MAX4885 integrates high-bandwidth analog switches and level-translating buffers to implement a complete 1:2 or 2:1 multiplexer for VGA signals. The device provides switching for RGB, HSYNC, VSYNC, and DDC signals. A low-noise charge pump with internal capacitors provides a boosted gate-drive voltage to improve performance of the RGB switches.
The device provides two modes of operation: 1:2 and 2:1. In 1:2 mode ( $M=0$ ), the HSYNC and VSYNC inputs feature level-shifting buffers to support TTL output logic levels from low-voltage graphics controllers. These buffered switches may be driven from as little as +2.0 V up to +5.5 V . In $2: 1$ mode ( $\mathrm{M}=1$ ), the output buffers for the HSYNC and VSYNC signals are disabled. In both modes, RGB signals are routed with the same high-performance analog switches, and DDC signals are voltage clamped to a diode drop less than VCL. Voltage clamping provides protection and compatibility with DDC signals and low-voltage ASICs. In keyboard/video/mouse (KVM) applications, $\mathrm{V}_{\mathrm{CL}}$ is normally set to +5 V because low-voltage clamping is not required, as specified by the VESA standard.
Drive $\overline{E N}$ logic high to shut down the MAX4885. In shutdown mode, supply current is reduced to $5 \mu \mathrm{~A}$ and all switches are high impedance, providing high-signal rejection. The RGB, HSYNC, VSYNC, and DDC switches are ESD protected to $\pm 8 \mathrm{kV}$ by the Human Body Model.

Table 1. RGB Truth Table

| $\overline{\text { EN }}$ | SEL | FUNCTION |
| :---: | :---: | :--- |
| 0 | 0 | R0 to R1 <br> G0 to G1 <br> B0 to B1 |
| 0 | 1 | R0 to R2 <br> G0 to G2 <br> B0 to B2 |
| 1 | X | ${\text { R_, B_, and } G_{-}, \text {, High Impedance }}$ |

## RGB Switches

The MAX4885 provides three SPDT high-bandwidth switches to route standard VGA R, G, and B signals (see Table 1). A boosted gate-drive voltage is generated by an internal charge pump to improve performance of the RGB switches. The R, G, and B analog switches are identical, and any of the three switches can be used to route red, green, or blue video signals. The RGB switches function with reduced performance with the charge pump disabled.

## Charge Pump

A low-noise charge pump with internal capacitors provides a doubled voltage for driving the RGB analog switches. Noise voltage from the charge pump is less than $50 \mu \mathrm{VP}-\mathrm{P}$. The noise level is more than 80 dB below the signal level, making the charge pump suitable for

## Complete VGA 1:2 or 2:1 Multiplexer

standard VGA signals. The charge pump can be disabled to eliminate charge-pump noise; however, RGB switch performance is slightly degraded. Connect $\overline{Q P}$ to ground for normal operation.

Horizontal/Vertical Sync Multiplexer 1:2 Multiplexer Mode
The MAX4885 provides two modes of operation for the HSYNC and VSYNC signals. In 1:2 mode $(M=0)$, the HSYNC/VSYNC inputs are buffered to provide level shifting and drive capability to meet the VESA specification.

## 2:1 Multiplexer Mode

In 2:1 mode $(M=1)$, the HSYNC/VSYNC output buffers are disabled, and switches pass signals directly. The HSYNC and VSYNC switches/buffers are identical, and either input can be used to route HSYNC and VSYNC signals.

Display Data Channel Multiplexer The MAX4885 provides two voltage-clamped switches to route DDC signals (see Table 3). Each switch clamps signals to a diode drop less than the voltage applied on $\mathrm{V}_{\mathrm{CL}}$. Supply +3.3 V on $\mathrm{V}_{\mathrm{CL}}$ to provide voltage clamping for VESA $I^{2} \mathrm{C}$-compatible signals. If voltage clamping is not required, connect $\mathrm{V}_{\mathrm{CL}}$ to $\mathrm{V}_{+}$. The DDCA and DDCB switches are identical, and each switch can be used to route either DDC signal.

## ESD Protection

As with all Maxim devices, ESD-protection structures are incorporated on all pins to protect against electrostatic discharges encountered during handling and assembly. Additionally, the MAX4885 is protected to $\pm 8 \mathrm{kV}$ on RGB, HSYNC, VSYNC, and DDC switches by the Human Body Model (HBM). For optimum ESD performance, bypass each $\mathrm{V}+$ pin to ground with a $0.1 \mu \mathrm{~F}$ or larger ceramic capacitor.

Human Body Model (HBM)
Several ESD testing standards exist for measuring the robustness of ESD structures. The ESD protection of the MAX4885 is characterized with the Human Body Model. Figure 5 shows the model used to simulate an ESD event resulting from contact with the human body. The model consists of a 100 pF storage capacitor that is charged to a high voltage, then discharged through a $1.5 \mathrm{k} \Omega$ resistor. Figure 6 shows the current waveform when the storage capacitor is discharged into a low impedance.

ESD Test Conditions ESD performance depends on a variety of conditions. Please contact Maxim for a reliability report documenting test setup, methodology, and results.

Table 2. HV Truth Table

| $\overline{\text { EN }}$ | M | SEL | FUNCTION |
| :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | $1: 2$ Mode <br> Buffers Enabled <br> H0 to H1 <br> V0 to V1 |
| 0 | 0 | 1 | $1: 2$ Mode <br> Buffers Enabled <br> H0 to H2 <br> V0 to V2 |
| 0 | 1 | 0 | $2: 1$ Mode <br> Buffers Disabled <br> H0 to H1 <br> V0 to V1 |
| 0 | 1 | 1 | $2: 1$ Mode <br> Buffers Disabled <br> H0 to H2 <br> V0 to V2 |
| 1 | $x$ | $X$ | H_, V_ <br> High Impedance |

$X=$ Don't Care

## Table 3. DDC Truth Table

| $\overline{\mathbf{E N}}$ | SEL | FUNCTION |
| :---: | :---: | :--- |
| 0 | 0 | DDCAO to DDCA1 <br> DDCB0 to DDCB1 |
| 0 | 1 | DDCAO to DDCA2 <br> DDCB0 to DDCB2 |
| 1 | $x$ | DDCA_, DDCB_ <br> High Impedance |

X $=$ Don't Care

## Applications Information

## 1:2 Multiplexer for Low-Voltage Graphics Controllers

The MAX4885 provides the level shifting necessary to drive two standard VGA ports from a graphics controller as low as +2.2 V . In 1:2 mode, internal buffers drive the HSYNC and VSYNC signals to VGA standard TTL levels. The DDC multiplexer provides level shifting by clamping signals to a diode drop less than $\mathrm{V}_{\mathrm{CL}}$ (see the Typical Operating Circuit). Connect VCL to +3.3 V for normal operation, or to V + to disable voltage clamping for DDC signals.

## Complete VGA 1:2 or 2:1 Multiplexer



Figure 5. Human Body ESD Test Model

## 2:1 Multiplexer

In 2:1 mode, HSYNC and VSYNC buffers are disabled, allowing bidirectional signaling. The DDC multiplexer provides level shifting by clamping signals to a diode drop less than $\mathrm{V}_{\mathrm{CL}}$ (see the Typical Operating Circuit). Connect VCL to V+ to disable voltage clamping for DDC signals.

Power-Supply Decoupling
Bypass each $V+$ pin and $V_{C L}$ to ground with a $0.1 \mu \mathrm{~F}$ or larger ceramic capacitor as close to the device as possible.


Figure 6. HBM Discharge Current Waveform

PC Board Layout
High-speed switches such as the MAX4885 require proper PC board layout for optimum performance. Ensure that impedance-controlled PC board traces for high-speed signals are matched in length and as short as possible. Connect the exposed pad to a solid ground plane.

Chip Information
PROCESS: BiCMOS
CONNECT EXPOSED PAD TO GND

## Complete VGA 1:2 or 2:1 Multiplexer



## Complete VGA 1:2 or 2:1 Multiplexer

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)
 implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

